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Silicon single electron transistors were fabricated by using the highly doped silicon channel with
dual recess structure along with two recess gates and one central island gate as a pattern. The
transition of Coulomb oscillation characteristics from a single dot to a strongly coupled multiple dot
was demonstrated for the different oxidation times and recess dimensions. The multiple-dot
characteristic in the longer post lithography oxidized sample is attributed to the formation of a single
dot in each recess due to the stress induced pattern-dependent oxidation, which leads to multiple dot
in the channel. The temperature variation measurement, which was performed after two thermal
cycling of the same sample to 20 and 4.2 K with 1 month gap, revealed the highly stable nature of
the multiple-dot device transport characteristics. The multiple-dot device can also be operated as a
unique nonlinear tunable resistance single electron transistor. © 2008 American Institute of Physics.
DOI: 10.1063/1.2885343
I. INTRODUCTION
Single electron devices SEDs have been studied widely
for various applications due to their high charge sensitivity,
1,2
low power consumption, and multifunctionality.
3,4 Silicon
based SEDs have attracted great attention because of their
higher operating temperature
5 and larger potential for circuit
applications with a clear emphasis on silicon-on-insulator
SOI substrates.
6,7 Most importantly, stability against long-
term drift of the single electron transistors SETs fabricated
by metal-oxide-semiconductor processes on the SOI sub-
strates has already been demonstrated for seven years.
8 Fur-
thermore, silicon based Coulomb blockade devices are com-
patible with the current advances in the very large scale
integrated technology.
9 Thus, it is also important to investi-
gate these devices for future quantum information technol-
ogy.
Radio-frequency SET rf-SET is a prime candidate for
the quantum information device readout. Recent investiga-
tions have addressed the use of the rf-SET as a readout de-
vice for charge-based qubits
10 and a detector of single elec-
tron dynamics.
11 The crucial requirement to realize the rf-
SET applications in silicon is low resistance silicon SET.
12
Usually, tunnel junction resistance of the silicon SETs is in
order of megaohm. In order to control the SET resistance
more effectively, extra gates can be utilized to tune the tun-
nel junction resistances. Toward this goal, dual recess struc-
ture was patterned on the silicon channel with two recess
gates and a central dot gate. Recess gates can be utilized to
control the SET resistance. Experiment results conﬁrmed the
SET resistance tunability using these recess gates. Interest-
ingly, single-dot and strongly coupled multiple-dot character-
istics were also observed in this structure when the oxidation
time and recess dimensions were varied.
In this article, we report the measurement results of two
different devices, which show a single-dot and multiple-dot
characteristics, respectively. The single-dot characteristic, the
device with short postlithography oxidation time, is ascribed
to the formation of single dot in the central hump region. The
multiple-dot characteristics in device with long postlithogra-
phy oxidation time is attributed to the formation of a single
dot in each recess due to the stress induced pattern-
dependent oxidation PADOX.
5 This structure can poten-
tially be utilized as a candidate of strongly coupled quantum
dots for the solid-state quantum bits. Multiple-dot character-
istics device can also be operated as a unique SET with the
tunnel junction resistance tunability using the recess gates.
This unique property can be exploited to realize the tunable
tunnel junction resistance SET for silicon rf-SET applica-
tions.
II. DEVICE FABRICATION AND DOT FORMATION
MECHANISM
SOI wafer with the original SOI thickness of 100 nm
and the buried-oxide BOX layer thickness of 200 nm was
used to fabricate these devices. Initially, the substrate was
thermal oxidized and phosphorus ion implanted 1019 cm−3.
After ion-implantation, drive-in process at the temperature of
1100 °C was conducted to activate the dopants. The implan-
tation damage protective oxidize layer was removed after the
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reduce the thickness of the SOI to 40 nm. Recess structure
was patterned on the substrate using the high-resolution elec-
tron beam lithography. The electron cyclotron resonance-
reactive ion etching was conducted to transfer the litho-
graphically deﬁned pattern to the SOI layer. After etching,
thermal oxidation was done at 1000 °C to passivate the sur-
face states and to reduce the effective thickness of the SOI.
For device A, the lithographically deﬁned recess length and
width were 200 and 30 nm, respectively. The postlithography
oxidation time was 10 min. For device B, the lithographi-
cally deﬁned recess length and width were 150 and 30 nm,
respectively. The postlithography oxidation time was 25 min
15 min longer than for device A. The lengths and widths of
the central hump region were 100 nm for both the reported
devices. Scanning electron microscopy SEM image of a
typical fabricated recess structured SET is shown in Fig. 1.
The bright regions indicate the SOI layer and the dark re-
gions indicate the BOX layer of the substrate.
In device A with shorter postlithography oxidation, two
recess regions evolved into tunnel junctions. This is caused
by the lateral conﬁnement of the channel in the recess areas,
which gives rise to the bandgap enlargement. This naturally
led to a single dot formation in the central hump region, as
shown in Fig. 2a. However, it is expected that longer oxi-
dation conducted for device B converts two recess regions
into the individual dots by means of PADOX process. A
proposed effective potential model explains the tunnel barri-
ers formation in PADOX device by considering the bandgap
modulation due to the quantum conﬁnement and the oxida-
tion induced stress.
13 Tunnel barriers formation in device B
is explained as follows. When the device is oxidized, narrow
recess regions are immediately oxidized and surrounded by
SiO2. This leads to the compressive stress buildup
14 and con-
sequent bandgap reduction in the narrow regions.
8 Further-
more, it is anticipated that shear stress caused by the differ-
ence in the oxidation rate between narrow recess regions and
planer regions leads to lower compressive stress around the
ends of recess regions.
8 A single potential barrier is intro-
duced in each narrow recess regions due to the quantum size
effect. As a combined result of quantum size caused potential
barrier and stress induced bandgap reduction, a potential well
is introduced at the center of each recess. This leads to
double-tunnel-barrier potential formation in each recess re-
gion. Figures 2b and 2c illustrate locations of the formed
multiple dots schematic diagram and the corresponding
equivalent circuit, respectively. Owing to such extra dots for-
mation, two recess channels with side gates in device B pre-
sumably work as two SETs, as depicted in Fig. 2d. The
PADOX dots formation reported for a cross-shaped silicon
wire
6 supports our scenario of dots formation very well. In
our device structures, the stress induced at the inner edge of
the recess channel connected to the central dot is expected to
be larger than that at the outer edge of the recess. The tunnel
junction capacitances should, therefore, be larger at the inner
edges than those at the outer ones should.
III. MEASUREMENT RESULTS AND DISCUSSION
SEM image of a typical fabricated dual recess structured
silicon channel device is shown in Fig. 1. The recess gates
G1 and G3 were used to control the potential distribution
across the recess regions and the gate G4 was used to control
the potential distribution across the central dot region. In this
work, all the reported electrical measurements were per-
formed at 4.2 K except the temperature variation measure-
ment and the substrate was grounded throughout the mea-
surements.
A. Demonstration of channel resistance tunability
The gates G1 and G3 can be employed to control the
potential across the recess regions to control the SET resis-
tance. The measurement results of the drain voltage sweep
with different G1 and G3 voltages are shown Fig. 3 for one
of the fabricated device. Total resistance of the device was
calculated to be 914 k for VG1=VG3=0 V, 695 k for
FIG. 1. SEM image of a typical fabricated recess structured silicon channel
with PECVD deposited silicon dioxide.
FIG. 2. Schematic diagrams for the possible location of a single-dot in
device A 10 min oxidation and b multiple-dot dotted oval regions in
device B 25 min oxidation. c Simpliﬁed equivalent circuit of device B.
d Schematic illustration of the evolution of individual recess into a single
tunnel junction in device A and a single dot in device B.
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tance of the device was calculated from the linear slope re-
gion of the Ids-Vds characteristics. Decrease in the device
resistance with the increase in the recess gates voltage can be
noticed from this measurement result. For negative gate volt-
ages, the device resistance increased. This is clearly visible
as the lower drain current for the gates voltages VG1=VG3=
−8 V. It was also found that the decrease in the device re-
sistance is small in PADOX based devices as well as for the
values of recess gates voltage more than 10 V. This measure-
ment results clearly indicate the ability to tune the device
resistance by using the recess gates.
B. Single-dot SET measurement result
The contour plot of device A drain current Id as a func-
tion of drain voltage Vd and gate G4 voltage VG4 is
shown in Fig. 4 with other two gates kept grounded. A vir-
tually uniform oscillation period manifests that a single
charging dot is responsible for the Coulomb oscillation. Uni-
form Coulomb oscillation period was observed in the other
two gates G3 and G4 Coulomb oscillation characteristics as
well. This consistency of single oscillation period with all the
three gates conﬁrms the existence of a single dot in the chan-
nel. The contour plot of device A drain current as a function
of VG1 and VG3 is shown in Fig. 5 for the gate G4 voltage of
0 V and drain voltage of 1 mV. The observed almost parallel
current peak lines assure the existence of a single charging
dot in the channel.
The gate capacitance CG between each gate and the dot
was evaluated from the conductance oscillation period VG,
in the gate voltage according to C=e/VG for the individual
gate sweep. The gate capacitances were extracted to be
CG1=1.65 aF, CG3=1.6 aF, and CG4=1.95 aF. As the gate
G4 is nearer to the central dot, its capacitance is compara-
tively higher than the other two gates’ capacitances. An al-
most same value of the recess gates capacitances indicates
that the dot is located between the recess gates G1 and G3
symmetrically. Total dot capacitance, including three gates
capacitances with tunnel junction capacitances, was ex-
tracted to be Ctotal=25.06 aF from the measured Coulomb
blockade characteristics. If we assume the central dot to be a
spherical in shape with a radius r embedded in a dielectric
material, the capacitance is given by
Ctotal=4r0r, 1
where r is the dielectric constant of the dielectric material.
By substituting Ctotal and r=3.9 for SiO2, the dot diameter
was calculated to be 115.5 nm. This dot diameter value is in
good agreement with the lithographically deﬁned dimensions
of the region between the two recesses. From these data, it
can be concluded that the formation a single dot as indicated
in Fig. 2a in device A is responsible for the observed uni-
form Coulomb oscillation characteristics.
C. Strongly coupled multiple-dot SET measurement
result
The measured gate G4 Coulomb oscillation characteris-
tic of device B with the gates G1 and G3 grounded is shown
in Fig. 6. From this contour plot, the presence of the Cou-
FIG. 3. Measured drain current versus drain voltage for the various voltages
of VG1 and VG3 with VG4=0 V at 4.2 K. Decrease in the device resistance
due to the increase in the recess gates potential demonstrates the resistance
controllability of the device.
FIG. 4. Coulomb oscillation characteristics of device A for the gate G4 at
4.2 K. Gates G1 and G3 were grounded.
FIG. 5. Contour plot of the drain current as a function of VG1 and VG3 at
4.2 K of device A with Vd=1 mV and VG4=0 V.
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ticed, indicating the existence of more than one charging dot
in the channel. For the other two gates G1 and G3, clear
Coulomb oscillations were observed with overlapping Cou-
lomb diamonds. The consistency of overlapping diamonds
for all three gates sweep over such a large gate voltage range
conﬁrms that this device contains more than one dot in the
channel. The contour plot of device B measured drain current
as a function of VG1 and VG3 is shown in Fig. 7a for the
gate G4 voltage of 40 mV and drain voltage of 1 mV. In
contrast to the results for device A Fig. 5, clear anticrossing
behaviors can be observed from this measurement result. If
dots are coupled well, then conductance peak splitting will
occur due to degeneracy in the energy parabolas of different
dots where the electrons are no longer conﬁned to individual
dots.
15 Thus, the observed anticrossing characteristics indi-
cate the strongly coupled nature of the dots present in the
channel. This is attributed to the higher inner tunnel junc-
tions capacitance as explained in Sec. II, which leads to the
enhanced coupling
16 between the dots in the recesses.
To evaluate the effect of VG4 on the bias spectroscopy of
VG1 and VG3, the potential of the gate G4 was varied for the
drain voltage of 1 mV. Figure 7b shows the variation of
drain current as a function of VG3 for VG1=−0.2 V along the
dotted line in the Fig. 7a and the gate G4 voltage values of
40, 60, 80, 100, and 120 mV. Data are plotted with 400 pA
offset for each VG4 voltage value for clarity. No extra con-
ductance peak splitting for the different VG4 values was no-
ticed in this measurement, which is clearly visible in this
plot. Only a shift in the overall characteristics as shown by
the sloped dotted line in the Fig. 7b was observed for other
values of VG4 as well. Thus, stable conductance peak split-
ting characteristics with various VG4 values indicate the
strongly coupled nature of the dots in the channel.
To evaluate the stability of device B transport character-
istics, temperature variation measurements were carried out.
The temperature dependence of device B drain current for
the gate G1 voltages of VG1=−0.2 V and VG4=0 V is shown
in Fig. 8. Increase in the drain current with the increase in
temperature indicates that device is in classical Coulomb
blockade regime.
17 This temperature variation measurement
was done after two temperatures cycling to 20 and 4.2 K of
the same sample with 1 month gap. During that period, the
sample was kept at the room temperature and atmospheric
pressure condition. It should be noticed that the drain current
for the temperature of T=4.5 K was shown for the drain
voltage value of 100 V. For the temperature of 6 and 10 K
measurements, drain voltage was kept at 1 mV. As shown by
the vertical dotted lines in Fig. 8, conductance peak splitting
positions have not been changed by the variation in drain
voltage or temperature. Previously reported silicon nanowire
result attributed the observed peak splitting to the additional
tunnel barrier formation due to the dopant induced potential
distribution.
18 However, the measurement characteristics of
device B indicate that the dots characteristics are very stable,
which is not possible in the case of the dopant-induced or
surface roughness induced multiple dots in the doped silicon
channel. From these measurement results, the observed
multiple-dot characteristics in device B is attributed to the
formation of a single dot in each recess due to the stress-
FIG. 6. Measured Coulomb oscillation characteristics of device B for the
gate G4 at 4.2 K. Gates G1 and G3 were grounded.
FIG. 7. a Measured drain current contour plot as a function of VG1 and VG3
at 4.2 K of device B. Vd=1 mV and Vg4=40 mV. b Drain current versus
VG3 for various VG4 values at 4.2 K of device B along the dotted line shown
in the Fig. 7a, Vd=1 mV and Vg1=−0.2 V. Shift in the conductance peaks
with VG4 is marked by the dotted line for the ﬁrst peak splitting. Data were
plotted with 400 pA drain current offset for the different VG4 voltages for
clarity.
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of the narrower recess region and longer oxidation time. A
schematic diagram in Fig. 2b illustrates locations of the
formed multiple dots.
Figure 9 shows the gray scale plot of the simulated drain
current as a function of VG1 and VG3 at 4.2 K, VG4=0 V, and
Vd=1 mV using the equivalent circuit shown in Fig. 2d.I n
this simulation, symmetric outer and inner tunnel capaci-
tances of 30 and 45 aF were used, respectively. Higher inner
tunnel capacitances were utilized in the simulation in order
to take the possible lower oxidation rate at the inner tunnel
junctions into account. Direct capacitance of the gates G1
and G3 were extracted to be 0.264 and 0.585 aF from the
measured drain current as a function of VG1 and VG3. Al-
though these capacitances still have to be optimized, the
simulation result indicates that it is possible to observe the
strongly coupled characteristics as per the proposed hypoth-
esis of PADOX dots formation in dual recess structure. To
conﬁrm the repeatability of the observed strongly coupled
characteristics in dual recess structured silicon channel, fab-
rication of the next set of devices was done with the same
fabrication conditions. Clear anticrossing behaviors were ob-
served in the second batch of devices as well.
In the multiple-dot characteristics device, the potential at
each recess gate can be biased at a conductance maximum,
and the gate G4 can be swept to realize tunable resistance
SET, that is, device B can be considered as a unique SET
with highly nonlinear tunable resistances. This operation can
be explained as follows. From the drain current contour plot
of the gates G1 and G3, conductance peak voltage values has
to be chosen peak position in Fig. 7a and then the gate G4
voltage can be used to vary the central dot potential. The
recess gates potential controls the conductance characteris-
tics of the recess dots, which can be chosen to be at a reso-
nance bias point. This operation is clearly visible in the Fig.
7b, where for the ﬁxed values of VG1 and VG3, the drain
current amplitude varies as a function of VG4 along the VG4
variation in the vertical direction.
IV. CONCLUSION
Single-dot and strongly coupled multiple-dot character-
istics were observed from the measured transport character-
istics of dual recess structured highly doped silicon channel
devices with different oxidation conditions. Single-dot char-
acteristic is attributed to a dot formation in the central hump
region due to the bandgap enlargement in the narrower re-
cess regions, which naturally leads to the single dot forma-
tion in the central hump region. In the device with longer
postlithography oxidation, formation of a dot in each recess
is ascribed to the observed strongly coupled characteristics
due to the stress-induced oxidation in the narrow recess re-
gions. From the temperature variation and various gate po-
tential measurements, it was shown that observed character-
istics were not due to the dopant induced or surface
roughness induced multiple dots. As the thermal oxidation is
a very stable and controlled process, this recess structure can
be utilized as a candidate of strongly coupled quantum dots
for solid-state quantum bits. Unique nonlinear tunable resis-
tance SET operation can be realized using this multiple-dot
characteristics device.
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